Abstract
Introduction
MOS current mode logic (MCML) techniques are usually used for high-speed applications such as high-speed processors and Gbps multiplexers for optical transceivers [1, 2] . With the growing uses of portable and wireless electronic systems, energy-efficient designs have become more and more important in integrated circuits [3, 4] . MCML circuits have large static power consumption due to its constant operation current. Therefore, the power dissipation of MCML circuits is much larger than the conventional CMOS ones at low operating frequencies.
Recently, the low power MCML designs have obtained some attentions. P. Heydari and G. Caruso presented general design methodologies for the low-power MCML circuits [5, 6] . M. H. Anis et al. proposed the multi-threshold MCML (MTMCML) technology that allows the reduction of the minimum supply voltage of the two-level MCML circuits to ensure pull-down network transistors operating at saturation state, hence lower the power dissipations [7] .
The current almost all MCML circuits are realized with dual-rail scheme [8, 9, 10, 11] . The dual-rail logic circuits increase extra area overhead and the complexity of the layout place and route [12] . Moreover, little standard cells of the dual-rail logic circuits have been developed for place-and-route tools, such as Cadence Encounter. Also, for multi-level DRMCML circuits, such as three or more multi-level DRMCML circuits, the more high supply voltage should been used to ensure their correct operation because of more series MOS transistors of the multi-level DRMCML circuits, so that more power is dissipated. In this work, we propose a single-rail realization scheme of MCML circuits. The design methods of the basic single-rail MOS Current-Mode Logic (SRMCML) circuits are also presented, such as inverter/buffer, OR2/NOR2, AND2/NAND2, OR3/NOR3, and 1-bit full adder. The single-rail logic circuits reduce the complexity of the layout place and route, and thus low delay can be expected. Moreover, For the OR/NOR logic cell, the proposed SRMCML can avoid the devices in series configuration, since the logic evaluation block of the SRMCML OR/NOR logic cell can been realized by only using MOS transistors in parallel. This can further reduce power dissipations because of the low source voltage [13] . This paper is organized as follows. In section 2, conventional dual-rail MCML circuits are reviewed. In section 3, the single-rail realization scheme of the MCML circuits is introduced, and the design methods of the basic single-rail MOS Current-Mode Logic (SRMCML) circuits are also presented, such as inverter/buffer, OR2/NOR2, AND2/NAND2, OR3/NOR3. The realization for 1-bit full adder using the proposed SRMCML is given in section 4. The power dissipations, delay, and power delay product of DRMCML circuits are compared with the conventional dual-rail ones in section 5. Finally, our work of this paper is summarized in the last section.
Reviewer of DRMCML circuits
The basic DRMCML inverter/buffer and its bias circuit are shown in Figure 1 . The DRMCML inverter is composed of three main parts: the load transistors P1 and P2, the full differential pull down switch network consisting of N1 and N2, and the current source transistor Ns. The load transistors are designed to operate at linear region with the auxiliary of the control voltage Vref produced by the bias circuit, which also controls the output logic swings [9] . The pull-down network (PDN) NMOS N1 and N2 are used to perform logic operation. The NMOS Ns is used to provide the constant current source, which is mirrored from the current source in the bias circuit. In the DRMCML, the two signals Vrfp and Vrfn are generated from the bias circuit to ensure the proper operating for output voltage swings and to provide the constant bias current. DRMCML is a type of differential logic circuit with dual-terminal input and dual-terminal output ports like DCVSL and DSL [12, 13] . Figure 2 shows the DRMCML universal logic gate, 2-1MUX, XOR2/NXOR2, and OR3/NOR3, respectively.
Figure.2. Basic logic gates based on DRMCML.
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SRMCML circuits
In this section, the single-rail realization scheme of the MCML circuits is introduced, and the design methods of the basic single-rail MOS Current-Mode Logic (SRMCML) circuits are presented, such as inverter/buffer, OR2/NOR2, AND2/NAND2, OR3/NOR3, and 1-bit full adder. The performance metrics of the basic SRMCML gate also are given.
The structure of the SRMCML
The dual-rail logic circuits increase extra area overhead and the complexity of the layout place and route. However, the current MCML circuits are mostly realized with dual-rail scheme. In this section, we propose a single-rail realization scheme of MCML circuits. The design methods of the basic singlerail MOS Current-Mode Logic (SRMCML) circuits are also presented, such as inverter/buffer, AND2/NAND2, OR2/NOR2, and OR3/NOR3.
Compared with the DRMCML circuits, SRMCML circuits should have a simple structure. A direct solution for realizing the single rail MCML is shown in Figure 3(b) , which is realized with the half of the Figure 3(a) . Obviously, it is Pseudo-NMOS logic with a voltage-mode operation, which loses the fast performance of the current-mode logic circuits.
Another possible solution for realizing the single rail MCML is shown in Figure 3 The proposed single-rail realization scheme for MCML circuits is shown Figure 4 (a). The structure of the single-rail MCML (SRMCML) is similar to DRMCML, but the output OUT of the SRMCML is fed back the gate of the NMOS transistor N2, which is different from DRMCML circuits. The HSPICE simulations show that the proposed SRMCML circuits have correct logic functions, as shown in Figure  4 (b). 
The basic SRMCML gates, such as OR2/NOR2, OR3/NOR4, AND2/NAND2, and AND3/NAND3 are shown in the Figure 5 . From Figure 5 , compared with the DRMCML circuits, SRMCML circuits have simple structure. The single-rail logic circuits reduce the complexity of the layout place and route, and thus low delay can be expected. 
Performance metrics of the basic SRMCML gate
Similar to the DRMCML circuits, the important performance metrics of the SRMCML gates include propagation delay, power dissipation and power-delay product [12, 13, 14] . Due to the operating constant current whenever it is either in active mode or in standby mode, the power consumption of a SRMCML gate is independent of the switching frequency, and it can been written as
where V DD is the supply voltage, and I B is the bias current of the SRMCML gate. For given V DD and I B , the power dissipation of MCML cells is a constant value. It is independent of both the operation frequencies and fanouts. From Eq. (1), the power dissipation of MCML cells is also independent of the logic function. The delay time of a MCML cell can be calculated assuming that, at each transition, the whole I B , ideally, flows through one branch of the differential pair and charges the total load capacitance C, is given by
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where R is the equivalent resistance of one branch of the load PMOS transistor, ΔV is the logic swing of the output nodes, which is generated from the basic circuit.
For the MCML circuits, the logic swing ΔV should be correctly selected. First, for the one-level SRMCML circuit shown in Figure 4 (a), in order to ensure its correct operation, the logic low level must be high, so that the NMOS transistors N1 and N2 work in the saturation region, and thus it can be written
At the same time, the numeric of V DD -ΔV must be enough low, so that the NMOS of the next MCML circuits can be shut down reliably
where, V GS,sat and is V TH, N1 the drain-source saturation voltage and the threshold voltage of the NMOS transistor N1, respectively.
The power dissipation and power-delay product can be optimized from Eq. 4 -Eq. 5. The power dissipation of the MCML circuits can be effectively reduced by lowering its supply voltage, since its power dissipation is proportional to its supply voltage [13] . For the OR/NOR logic cell shown in Figure 5 , the proposed SRMCML can avoid series configuration of NMOS logic evaluation blocks. This could reduce the supply voltage of multi-level MTMCML circuits, and thus reduce power dissipations.
Power dissipation comparison
The DRMCML and SRMCML inverter/buffer、OR2/NOR2 and OR3/NOR3 have been simulated using HSPICE at the 130 nm CMOS process using the SMIC 130 model. The device size of PMOS load transistors and current source NMOS transistors is taken with W/L=8λ/10λ and 16λ/4λ, respectively. The device size of NMOS transistors of the DRMCML differential pair is taken with 4λ/2λ, and λ=65nm, and the device size of NMOS transistors of the SRMCML is taken with 4λ/2λ and λ=65nm. The V th of the NMOS transistors is 0.282V.The bias current of the DRMCML and SRMCML all is 8uA.
The simulation results of the power dissipations are compared in the Figure 6 - Figure 8 . In these simulations, the operation frequency ranges from 100MHz to 1GHz. Figure 8 , it can be seen that the power dissipations of the DRMCML and SRMCML circuits are almost the same. However, the SRMCML circuit have less capacitance than DRMCML one, because of its single rail scheme. Therefore, it can be expected that of the SRMCML circuit can obtain small delay. Moreover, the power dissipation of the SRMCML circuits that are only realized with the OR/NOR logic cells can be effetely reduced by lowering their supply voltages, since the proposed SRMCML can avoid series configuration of NMOS logic evaluation blocks. Therefore, the SRMCML circuits can attain small power delay product than SRMCML ones.
SRMCML circuit designs
In this section, the design of 1-bit full adder is addressed based on SRMCML. The power dissipation of the SRMCML full adder is compared with DRMCML one.
The logic function of the 1-bit full adder can be expressed as
According to Eq. (6) and Eq. (7), the 1-bit full adder can be realized by using SRMCML, as shown in Figure 9 . From Figure 9 , SRMCML circuits have simple structure and use more transistors SRMCML one because of its single-rail scheme and dual-rail outputs.
The simulation environment for the adders is shown in Figure 10 . In Figure 10 , each input is driven by buffered signals and each output is loaded with buffers which provide a realistic simulation environment reflecting the full adder operation in actual application. The SRMCML full adder has been simulated using HSPICE at the 130 nm CMOS process. For comparison, the full adder based on Dual-rail MCML has also been simulated using HSPICE at the 130 nm CMOS process. In these simulations, the operation frequency ranges from 100MHz to 1GHz.The comparison of the power dissipation of the SRMCML and the DRMCML adders is shown in Figure 11 . Besides, the comparisons of the delay and power-delay product of the SRMCML and the DRMCML adders are shown in Figure 12 and Figure 13 . From Figure 11 , the power dissipation of the SRMCML 1-bit full adder is slightly lower than the DRMCML one. From Figure 12 and 13, the delay and power-delay product of the SRMCML are lower than the DRMCML one. As is mentioned above, for the SRMCML circuits, the lower source voltage can be used, because of the single tail scheme. Therefore, for complex logic circuits, the SRMCML circuits can attain lower power dissipation, smaller delay and power-delay product than DRMCML.
Conclusions
In this work, the structure of SRMCML is addressed and its performance metrics is analyzed. The design methods of the basic single-rail MOS Current-Mode Logic (SRMCML) circuits are also presented. By comparing the power dissipation of the DRMCML and SRMCML, we can obtain that the power dissipation of the SRMCML basic cells is slightly lower than DRMCML.
The single-rail logic circuits reduce the complexity of the layout place and route, thus low delay can be attained. Moreover, for the OR/NOR logic cells, the proposed SRMCML can avoid the devices in series configuration, since their logic evaluation block can been realized by only using MOS transistors in parallel. This can reduce their power dissipations because the low source voltage can be used.
